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Abstract Ge Metal–Oxide–Semiconductor (MOS) capac-
itors with LaON gate dielectric incorporating different Ti
contents are fabricated and their electrical properties are
measured and compared. It is found that Ti incorporation
can increase the dielectric permittivity, and the higher the
Ti content, the larger is the permittivity. However, the in-
terfacial and gate-leakage properties become poorer as the
Ti content increases. Therefore, optimization of Ti content
is important in order to obtain a good trade-off among the
electrical properties of the device. For the studied range of
the Ti/La2O3 ratio, a suitable Ti/La2O3 ratio of 14.7% re-
sults in a high relative permittivity of 24.6, low interface-
state density of 3.1 × 1011 eV−1 cm−2, and relatively low
gate-leakage current density of 2.0 × 10−3 A cm−2 at a gate
voltage of 1 V.
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1 Introduction
As the Si-based metal-oxide-semiconductor field-effect
transistor (MOSFET) is approaching its physical limit, ger-
manium MOSFETs with high-permittivity (high-k) gate di-
electric (e.g. ZrO2 [1], HfO2 [2–4], and Al2O3 [5]) are ex-
tensively discussed as alternative candidates for future com-
plementary MOS technology due to the high carrier mobil-
ities of germanium [6–8]. However, the growth of unstable
and water-soluble germanium oxide during deposition and
post-deposition annealing hinders the fabrication of com-
petitive Ge-based MOS devices [9, 10]. To overcome this
problem, various techniques including NH3 surface treat-
ment [2–5] and Si interlayer [11, 12] have been applied in
Ge-based MOS devices to enhance device performances.
Recently, it was reported that rare-earth metal oxides such
as CeO2 [13, 14], Gd2O3 [15] and Dy2O3 [16] produced
promising electrical properties when directly in contact with
Ge. Especially, La2O3 thin film shows many advantages, in-
cluding low interface-states density, very small frequency
dispersion and hysteresis due to formation of stable lan-
thanum germanate (La–Ge–O) [16–18]. However, a rela-
tively low permittivity due to Ge diffusion into the high-
k dielectric prevents further decrease in equivalent oxide
thickness [17].
Ti incorporation has been studied by several groups to
increase the permittivity of Hf-based oxides because of
the extremely high relative permittivity (k) of Ti-based ox-
ides (∼80) [19, 20]. Higher permittivity has been obtained
with Ti incorporation while leading to a gate-leakage in-
crease [21]. On the other hand, N incorporation in HfO2
results in beneficial characteristics including reduction of
gate-leakage current, improved thermal stability of the di-
electric material, due to suppression of the onset of dielec-
tric crystallization [22, 23]. In view of the above two effects
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on Hf-based oxides, it is expected that better dielectric prop-
erties could be achieved by simultaneously incorporating Ti
and N into La2O3 thin film. Therefore, in this work, capac-
itors with LaTiON gate dielectric are fabricated and the im-
pact of Ti content on the electrical properties of the capac-
itors is carefully examined. It is found that some electrical
properties, e.g. k value, interface-state density, gate-leakage
current and device reliability, strongly depend on the Ti con-
tent incorporated in the La2O3 gate dielectric. When Ti con-
tent is set at an optimal value, a good trade-off among the
electrical properties can be obtained.
2 Experiments
The used Ge substrate was (100) Sb-doped n-type Ge wafers
with a resistivity of 0.10 ∼ 0.11  cm. The wafers were
cleaned in organic solvents, and lastly with de-ionized water
rinsing followed by 30-s diluted HF (1:50) dipping for sev-
eral cycles to remove the native oxide. After drying in N2,
LaON thin film was deposited by sputtering of La2O3 target
at a power of 30 W in Ar and N2 (Ar:N2 = 24:6) ambient
at room temperature (denoted as LON). In order to investi-
gate the impact of Ti content on the electrical properties of
the capacitors, Ti was added into the LaON thin film by re-
active co-sputtering of Ti and La2O3 targets with different
Ti-target powers (11.7 W, 17.4 W, 26.1 W and 33.3 W) as
shown in Table 1 (denoted as LTON1, LTON2, LTON3 and
LTON4, respectively). All LaTiON films have roughly the
same thickness (7.5 ∼ 7.8 nm). A post-deposition anneal-
ing (PDA) was carried out in N2 ambient with a flow rate of
500 ml/min at 500°C for 5 min. Subsequently, Al was evap-
orated and patterned by lithography as gate electrodes with
an area of A = 7.85 × 10−5 cm−2, followed by a forming-
gas annealing at 300°C for 20 min.
High-frequency (HF, 1-MHz) capacitance–voltage (C–V)
curves were measured by HP4284A precision LCR meter.
Gate-leakage current was measured by HP4156A precision
semiconductor parameter analyzer. Physical thickness of the
Table 1 Preparation conditions and physical thickness of the gate di-
electrics. The Ti/La2O3 ratio is calculated from the ratio of the de-
position rates of Ti (at different sputtering powers) and La2O3 (at a
sputtering power of 30 W) in the same Ar:N2 = 24:6 ambient
Sample Ti-target power Physical Ti/La2O3
(W) thickness (nm) (%)
LON – 8.05 –
LTON1 11.7 7.47 7.3
LTON2 17.4 7.55 14.7
LTON3 26.1 7.60 23.8
LTON4 33.3 7.83 34.0
gate dielectrics was determined by a multi-wavelength el-
lipsometer and TEM. High-field stress (10 MV cm−1 for
3600 s), with the capacitors biased in accumulation by the
HP 4156A, was used to examine the device reliability in
terms of gate-leakage increase and flatband-voltage shift.
All electrical measurements were carried out under a light-
tight and electrically-shielded condition at room tempera-
ture.
3 Results and discussion
The Ti content of the dielectric films is evaluated by the
Ti/La2O3 ratio, which is calculated from the ratio of the
deposition rates of Ti (at different sputtering powers) and
La2O3 (at a sputtering power of 30 W) in the same Ar:N2 =
24:6 ambient, to represent the relative amount of Ti in the
dielectric films.
Figures 1(a) and (b) show the TEM pictures of the LON
and LTON2 samples, respectively. It can be seen that the in-
terlayer between the high-k dielectric and Ge substrate can
be hardly observed in the two samples. This is ascribed to
the N incorporation, which inhibits O diffusion and thus sup-
presses the formation of interlayer [24]. Comparing the two
TEM pictures, it can be found that the interface is rougher
for the LTON2 sample than the LON sample. A possible rea-
son is that the incorporated Ti in LaTiON thin film strongly
reacts with Ge at the surface of the Ge substrate [21].
Typical HF C–V curves of the samples are depicted in
Fig. 2. The four Ti-incorporated samples have larger ac-
cumulation capacitances (Cox) than the LON sample, with
larger Cox for higher Ti-target power (thus higher Ti con-
tent), implying larger k value and thus smaller capacitance
equivalent thicknesses (CET) can be obtained for higher
Ti content (LTON4 sample has the largest k value of 30.8
and smallest CET of 1.0 nm), as shown in Table 2. This
should be attributed to an increase of Ti-based oxide in the
LaTi-based oxide for higher Ti content, because Ti-based
oxide has larger k value than La-based oxide. However, the
Fig. 1 TEM images of (a) LaON/Ge (LON), (b) LaTiON/Ge
(LTON2) capacitors
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Table 2 Electrical parameters of the n-Ge MOS capacitors without or with Ti incorporation, extracted from 1-MHz C–V curves
Sample Cox CET Vfb Qox Dit k
(pF) (nm) (V) (cm−2) (eV−1 cm−2)
LON 129 2.1 0.19 −8.5 × 1011 1.2 × 1011 14.9
LTON1 173 1.6 0.30 −2.7 × 1012 2.4 × 1011 18.6
LTON2 227 1.2 0.34 −4.3 × 1012 3.1 × 1011 24.6
LTON3 252 1.1 0.40 −6.0 × 1012 1.2 × 1012 27.5
LTON4 274 1.0 0.46 −7.2 × 1012 4.1 × 1012 30.8
Fig. 2 High-frequency (1-MHz) C–V curves for the n-Ge MOS ca-
pacitors without or with Ti incorporation
interface-state density (Dit) increases with Ti content, which
is obvious from the distorted C–V curves of the LTON3
and LTON4 samples. This is confirmed by the extracted Dit
near midgap using Terman’s method [25] for the purpose
of comparison, with the largest Dit for the LTON4 sample
(4.1 × 1012 eV−1 cm−2), as shown in Table 2. This is prob-
ably associated with the fact that stronger reaction between
the Ge substrate and LaTiON film could happen as the Ti
content increases, similar to the situation of HfTiO in con-
tact with Ge [21]. The higher equivalent oxide-charge den-
sity (Qox) of the Ti-incorporated samples should be mainly
due to the high oxide charges near the interface and inter-
face trap charges. The negative Qox indicates that these traps
could be acceptor-like interface and near-interface traps due
to the Ge diffusion from the substrate into the high-k layer
and the reaction between Ge and Ti near the interface. So, a
trade-off consideration between k and Dit is necessary when
Ti is added into LaON, e.g. for our studied range of Ti-target
power, a sputtering power of 17.4 W (LTON2 sample) seems
to be suitable, producing a relatively high-k value (24.6) and
relatively low Dit (3.1 × 1011 eV−1 cm−2). Further opti-
mization of the Ti content is necessary for obtaining better
trade-off among the device properties.
Fig. 3 Gate-leakage current density (Jg) vs. gate voltage (Vg) for the
n-Ge MOS capacitors without or with Ti incorporation
The gate-leakage properties of the samples are illustrated
in Fig. 3. Obviously, the Ti-incorporated samples exhibit
larger gate-leakage current than the LON sample, and the
higher the Ti content, the larger is the gate-leakage current.
The gate-leakage current density (Jg) of the LTON4 sample
is 8.1 × 10−2 A cm−2 at Vg = 1 V, which is nearly 80 times
higher than that of the LON sample (1.0 × 10−3 A cm−2)
and 40 times higher than that of the LTON1 sample (1.7 ×
10−3 A cm−2), although they have almost the same gate-
dielectric thickness. This should be closely related to the
gradually deteriorated quality of the dielectric/Ge interface
as the Ti content increases (see Table 2 and Fig. 2). For the
LTON2 sample with relatively few interface defects, an ac-
ceptably small Jg of 2.0 × 10−3 A cm−2 can be obtained at
Vg = 1 V.
In order to investigate the device reliability, a high-field
stress at 10 MV cm−1 for 3600 s is performed on the ca-
pacitors, with the samples biased in accumulation. Their HF
(1-MHz) C–V curves and gate-leakage currents before and
after the stress are measured. The shift of flatband voltage
(Vfb) extracted from the C–V curve and the increase of
gate-leakage current density (Jg) at Vg = 1 V are summa-
rized in Fig. 4. Obviously, the four Ti-incorporated samples
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Fig. 4 Flatband-voltage shift (Vfb) and gate-leakage increase (Jg)
at Vg = 1 V for the n-Ge MOS capacitors without or with Ti incorpo-
ration after a high-field stress (at 10 MV/cm for 3600 s)
have larger Vfb and Jg than the LON sample, which
should be attributed to the poor interface quality associated
with Ti-induced defects [26]. So, the Ti-target power and
thus Ti-content control is the key for excellent electrical
properties of the LaTi-based gate-dielectric MOS devices.
4 Conclusions
The effects of Ti incorporation into LaON gate dielectric
on the electrical properties of MOS capacitors have been
investigated. Results indicate that Ti addition can signifi-
cantly increase the k value and decrease CET due to the
extremely high permittivity of Ti-based oxides, but deterio-
rate the dielectric/Ge interface quality, and thus gate leakage
properties and device reliability due to Ti-induced defects.
Therefore, the Ti content incorporated into LaON has to be
carefully chosen to achieve a good trade-off between the k
value and Dit. For our Ti-incorporated samples, a suitable
Ti/La2O3 ratio of 14.7% leads to a high k value of 24.6, low
interface-state density of 3.1 × 1011 eV−1 cm−2, relatively
low gate-leakage current density of 2.0 × 10−3 A cm−2 at
Vg = 1 V and good device reliability.
Acknowledgements This work is financially supported by the Na-
tional Natural Science Foundation of China (Grant No. 60776016),
the RGC of HKSAR, China (Project No. HKU 713308E), and the
University Development Fund (Nanotechnology Research Institute,
00600009) of the University of Hong Kong.
Open Access This article is distributed under the terms of the Cre-
ative Commons Attribution Noncommercial License which permits
any noncommercial use, distribution, and reproduction in any medium,
provided the original author(s) and source are credited.
References
1. C.O. Chui, H. Kim, D. Chi, B.B. Triplett, P.C. McIntyre, K.C.
Saraswat, in IEEE IEDM Tech. Dig. (2002), p. 437
2. W.P. Bai, N. Lu, J. Liu, A. Ramirez, D.L. Kwong, D. Wristers, A.
Ritenour, L. Lee, D. Antoniadis, in VLSI Symp. Tech. Dig. (2003),
p. 121
3. A. Ritenour, S. Yu, M.L. Lee, N. Lu, W. Bai, A. Pitera, E.A.
Fitzgerald, D.L. Kwong, D.A. Antoniadis, in IEEE IEDM Tech.
Dig., Washington, DC, USA, December 8–10, 2003, p. 433
4. C.O. Chui, H. Kim, P.C. Mcintyre, K.C. Saraswat, in IEEE IEDM
Tech. Dig., Washington, DC, USA, December 8–10, 2003, p. 437
5. J.J. Chen, N.A. Bojarczuk, H. Shang, M. Copel, J.B. Hannon et
al., IEEE Trans. Electron. Dev. 51, 1441 (2004)
6. A. Ritenour, S. Yu, M.L. Lee, N. Lu, Wu. Bai, A. Pitera, E.A.
Fitzgerald, D.L. Kwong, and D.A. Antoniadis, in IEEE IEDM
Tech. Dig., vol. 433, Washington, DC, USA, December 8–10,
2003, p. 18.2.1
7. P. Zimmerman, G. Nicholas, B. De Jaeger, B. Kaczer, A. Stes-
mans, L.A. Ragnarsson, D.P. Brunco, F.E. Leys, M. Caymax, G.
Winderickx, K. Opsomer, M. Meuris, M.M. Heyns, in IEEE IEDM
Tech. Dig., San Francisco, USA, December 10–13, 2006, p. 655
8. S. Joshi, C. Krug, D. Heh, H.J. Na, H.R. Harris, J.W. Oh, P.D.
Kirsch, P. Majhi, B.H. Lee, H.-H. Tseng, R. Jammy, J.C. Lee, S.K.
Banerjee, IEEE Electron. Dev. Lett. 28, 308 (2007)
9. N. Wu, Q. Zhang, C. Zhu, C.C. Yeo, S.J. Whang, D.S.H. Chan,
M.F. Li, B.J. Cho, A. Chin, D.-L. Kwong, A.Y. Du, C.H. Tung, N.
Balasubramanian, Appl. Phys. Lett. 84, 3741 (2004)
10. Y.A. Hu, J.-T. Zettler, S. Chongsawangvirod, Y.Q. Wang, E.A.
Irene, Appl. Phys. Lett. 61, 1098 (1992)
11. W.P. Bai, N. Lu, D.-L. Kwong, IEEE Electron. Dev. Lett. 26, 378
(2005)
12. N. Wu, Q. Zhang, C. Zhu, D.S.H. Chan, A. Du, N. Balasubra-
manian, M.F. Li, A. Chin, J.K.O. Sin, D.-L. Kwong, IEEE Elec-
tron. Dev. Lett. 25, 631 (2004)
13. D.P. Brunco, A. Dimoulas, N. Boukos, M. Houssa, T. Conard, K.
Martens, C. Zhao, F. Bellenger, M. Caymax, M. Meuris, M.M.
Heyns, J. Appl. Phys. 102, 24104 (2007)
14. G. Nicholas, D.P. Brunco, A. Dimoulas, J. van Steenbergen, F.
Bellenger, M. Houssa, M. Caymax, M. Meuris, Y. Panayiotatos,
A. Sotiropoulos, IEEE Trans. Electron. Dev. 54, 1425 (2007)
15. C.H. Lee, T.D. Lin, L.T. Tung, M.L. Huang, M. Hong, J. Kwo,
J. Vac. Sci. Technol. 26, 1128 (2008)
16. A. Dimoulas, D.P. Brunco, S. Ferrari, J.W. Seo, Y. Panayiotatos,
Thin Solid Films 515, 6337 (2007)
17. G. Mavrou, S. Galata, P. Tsipas, A. Sotiropoulos, Y. Panayio-
tatos, A. Dimoulas, E.K. Evangelou, J.W. Seo, Ch. Dieker, J. Appl.
Phys. 103, 14506 (2008)
18. J. Song, K. Kakushima, P. Ahmet, K. Tsutsui, N. Sugii, T. Hattori,
H. Iwai, Microelectron. Eng. 84, 2336 (2007)
19. N. Lu, H.J. Li, J.J. Peterson, D.L. Kwong, Appl. Phys. Lett. 90,
82911 (2007)
20. V.V. Afanasev, A. Stesmans, F. Chen, M. Li, S.A. Campbell,
J. Appl. Phys. 95, 5583 (2004)
21. C.X. Li, X. Zou, P.T. Lai, J.P. Xu, C.L. Chan, Microelectron. Re-
liab. 48, 526 (2008)
22. M.R. Visokay, J.J. Chambers, A.L.P. Rotondaro, A. Shanware, L.
Colombo, Appl. Phys. Lett. 80, 3183 (2002)
23. C.H. Choi, T.S. Jeon, R. Clark, D.L. Kwong, IEEE Electron Dev.
Lett. 24, 215 (2003)
24. P.S. Lysaght, J. Barnett, G.I. Bersuker, J.C. Woicik, D.A. Fis-
cher, B. Foran, H.H. Tseng, R. Jammy, J. Appl. Phys. 101, 24105
(2007)
25. L.M. Terman, Solid State Electron. 5, 285 (1962)
26. H. Arimura, N. Kitano, Y. Naitou, Y. Oku, T. Minami, Appl. Phys.
Lett 92, 212902 (2008)
